TF CD32 Riser Revision 2 Design Complete

TF CD32 Riser

Moderators: terriblefire, Terriblefire Moderator

User avatar
8 Bit Dreams
Moderator Team
Moderator Team
Posts: 785
Joined: Fri Nov 09, 2018 7:12 am
Location: Germany

Re: TF CD32 Riser Revision 2 Design Complete

Post by 8 Bit Dreams »

01.01.78 is the point to start to count from if no RTC was detected..🤔
Retro computer hardware & repair in Germany
matt020
Posts: 292
Joined: Sun Sep 29, 2019 9:17 am
Location: West Australia

Re: TF CD32 Riser Revision 2 Design Complete

Post by matt020 »

On every boot, or just cold start?
User avatar
arkadiusz.makarenko
Moderator Team
Moderator Team
Posts: 1208
Joined: Wed Jun 19, 2019 7:36 am
Location: Edinburgh

Re: TF CD32 Riser Revision 2 Design Complete

Post by arkadiusz.makarenko »

matt020 wrote: Mon Nov 23, 2020 10:39 pm On every boot, or just cold start?
Cold start only.
Do not trust people. They are capable of greatness.
~ Stanislaw Lem
User avatar
arkadiusz.makarenko
Moderator Team
Moderator Team
Posts: 1208
Joined: Wed Jun 19, 2019 7:36 am
Location: Edinburgh

Re: TF CD32 Riser Revision 2 Design Complete

Post by arkadiusz.makarenko »

8 Bit Dreams wrote: Mon Nov 23, 2020 10:31 pm 01.01.78 is the point to start to count from if no RTC was detected..🤔
Amiga is looking for values in control registers.
I don't know what it is expecting to see there to detect it.

With ATK I did see source code, here I am blind.
Do not trust people. They are capable of greatness.
~ Stanislaw Lem
User avatar
arkadiusz.makarenko
Moderator Team
Moderator Team
Posts: 1208
Joined: Wed Jun 19, 2019 7:36 am
Location: Edinburgh

Re: TF CD32 Riser Revision 2 Design Complete

Post by arkadiusz.makarenko »

Some progress update.

RTC still is not detected by system correctly, this causes OS to set up default datetime. To be fair I don't emulate control registers at all, except one entry to pass test in ATK.
I can see that system is setting up 24h format and few other settings before deciding to bail off and refresh values.
In the worst case scenario I will disable writes to RTC, and will write separate tool to set date/time, which would not be the end of the world. :)

Issue with mouse controls in games like Transarctica was caused by something I was not aware of.
There is register called JOYTEST which allows writes to Joy0dat and joy1dat registers. This game resets the counters after each read, this way they simply ready values as deltas. One less issue on my list. :)

I made some progress on tool to set up sensitivity (and maybe some more settings in the future), values need to be 2 to the power n to make mouse work smoothly, so just need to add validation and expand comments in Usage.
Do not trust people. They are capable of greatness.
~ Stanislaw Lem
matt020
Posts: 292
Joined: Sun Sep 29, 2019 9:17 am
Location: West Australia

Re: TF CD32 Riser Revision 2 Design Complete

Post by matt020 »

Can I please just say (again), that I am watching your posts with amazement and admiration for what you are doing. I am really looking forward to the final product. Keep up the good work, I think you it would be fair to say you probably have quite a fan base watching :D
User avatar
arkadiusz.makarenko
Moderator Team
Moderator Team
Posts: 1208
Joined: Wed Jun 19, 2019 7:36 am
Location: Edinburgh

Re: TF CD32 Riser Revision 2 Design Complete

Post by arkadiusz.makarenko »

And another mystery solved :)

My RTC was being reset for very obvious reason when you think about it.
I do not persist control registers, so system after reboot checked if register 0xF has 24h time format, and I did provide reset value, instead of 24h format set. By simply hardcoding this to control register at boot i can fool Amiga to think that RTC has valid value.

I think I might be loosing like a second on each boot, but I might be able to do something about it. (It is not on boot, it is general slow clock - calibration needed)

PS.
I just realised that I have 4k battery backed up SRAM, and 32 - 32bit battery backed up registers. I might use it to persist settings like mouse sensitivity setting.

EDIT:
Next step is to find out how can I calibrate LSE.

EDIT2:
TIme is off far beyond calibration... need to check few things.
After I checked few things it is loosing a lot of time :D, I will order new crystals with different parameters (if available)
Do not trust people. They are capable of greatness.
~ Stanislaw Lem
User avatar
arkadiusz.makarenko
Moderator Team
Moderator Team
Posts: 1208
Joined: Wed Jun 19, 2019 7:36 am
Location: Edinburgh

Re: TF CD32 Riser Revision 2 Design Complete

Post by arkadiusz.makarenko »

OK Another progress.
I have replaced crystal temporarily to classical round one (waiting for order of other smd). I think I was unlucky, and this one was simply damaged.

Now clock keeps time OK. Still need to do overnight test to see how it keeps, but is is noticeable better.

My last issue is that during stm32 restart, due to initialization clock stopps and restarts again, this causes some delay. I did find some workarounds, but non of them are 100%. But now question is how accurate do we need to have RTC, what is practical. After like 10-15 reboot clock lost like 1sec. I think this is good enough. I don't want to spend days fighting for 100ms. I must say that this bit of development is getting dull, and honestly I would prefer to move on :D
Do not trust people. They are capable of greatness.
~ Stanislaw Lem
terriblefire
Moderator Team
Moderator Team
Posts: 5368
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK

Re: TF CD32 Riser Revision 2 Design Complete

Post by terriblefire »

arkadiusz.makarenko wrote: Thu Nov 26, 2020 8:56 pm OK Another progress.
I have replaced crystal temporarily to classical round one (waiting for order of other smd). I think I was unlucky, and this one was simply damaged.

Now clock keeps time OK. Still need to do overnight test to see how it keeps, but is is noticeable better.

My last issue is that during stm32 restart, due to initialization clock stopps and restarts again, this causes some delay. I did find some workarounds, but non of them are 100%. But now question is how accurate do we need to have RTC, what is practical. After like 10-15 reboot clock lost like 1sec. I think this is good enough. I don't want to spend days fighting for 100ms. I must say that this bit of development is getting dull, and honestly I would prefer to move on :D
Meh thats good enough.. For me if the time is kept to the right year its fine.
———
"It is not necessarily a supply voltage at no load, but the amount of current it can provide when touched that
indicates how much hurting you shall receive."
User avatar
arkadiusz.makarenko
Moderator Team
Moderator Team
Posts: 1208
Joined: Wed Jun 19, 2019 7:36 am
Location: Edinburgh

Re: TF CD32 Riser Revision 2 Design Complete

Post by arkadiusz.makarenko »

terriblefire wrote: Fri Nov 27, 2020 8:52 am
arkadiusz.makarenko wrote: Thu Nov 26, 2020 8:56 pm OK Another progress.
I have replaced crystal temporarily to classical round one (waiting for order of other smd). I think I was unlucky, and this one was simply damaged.

Now clock keeps time OK. Still need to do overnight test to see how it keeps, but is is noticeable better.

My last issue is that during stm32 restart, due to initialization clock stopps and restarts again, this causes some delay. I did find some workarounds, but non of them are 100%. But now question is how accurate do we need to have RTC, what is practical. After like 10-15 reboot clock lost like 1sec. I think this is good enough. I don't want to spend days fighting for 100ms. I must say that this bit of development is getting dull, and honestly I would prefer to move on :D
Meh thats good enough.. For me if the time is kept to the right year its fine.
I am planning to update comments, tidy up the code and it is time to wrap it up for release this weekend.

The only thing is that current battery holder is a little bit clashing with DB23
2020-11-28 l.png
2020-11-28 l.png (220.04 KiB) Viewed 2778 times
It is really pain to install battery, but with a little bit of patience still possible.
But battery draw like 1uA, so battery like this should last years.
2020-11-28 14_51_18-CR-1220_HFN Panasonic, Battery, Coin Cell, Single Cell _ Farnell.png
2020-11-28 14_51_18-CR-1220_HFN Panasonic, Battery, Coin Cell, Single Cell _ Farnell.png (68.41 KiB) Viewed 2778 times
There is yet another type CR1220 SMD holder, need to check dimensions if it would change anything or make it worse.
2020-11-28 15_36_57-SMD Coin Cell - 12mm x 1 Battery Holder _ CH291-1220LF Farnell UK.png
2020-11-28 15_36_57-SMD Coin Cell - 12mm x 1 Battery Holder _ CH291-1220LF Farnell UK.png (80.39 KiB) Viewed 2778 times
Do not trust people. They are capable of greatness.
~ Stanislaw Lem
Post Reply

Return to “TF CD32 Riser”