TF CD32 Riser Revision 2 Design Complete

68030 + SDRAM + IDE

Moderators: terriblefire, Terriblefire Moderator

terriblefire
Moderator Team
Moderator Team
Posts: 3325
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK
Contact:

Re: TF CD32 Riser Revision 2 Design Complete

Post by terriblefire » Fri Oct 16, 2020 11:02 am

arkadiusz.makarenko wrote:
Fri Oct 16, 2020 10:12 am
Do you think that bad RTC output can crash booting to Workbench?
Unlikely i would say its more likely some weirdness happening when TF330 uses fastmem.
———
I get cranky when asked to repeat myself.

User avatar
arkadiusz.makarenko
Trusted Guru
Trusted Guru
Posts: 625
Joined: Wed Jun 19, 2019 7:36 am
Location: Edinburgh

Re: TF CD32 Riser Revision 2 Design Complete

Post by arkadiusz.makarenko » Fri Oct 16, 2020 12:00 pm

terriblefire wrote:
Fri Oct 16, 2020 11:02 am
arkadiusz.makarenko wrote:
Fri Oct 16, 2020 10:12 am
Do you think that bad RTC output can crash booting to Workbench?
Unlikely i would say its more likely some weirdness happening when TF330 uses fastmem.
Forgot about that TF330 can introduce those issues.

Is there anyway to detect this? Like by checking PUNT?
Do not trust people. They are capable of greatness.
~ Stanislaw Lem

terriblefire
Moderator Team
Moderator Team
Posts: 3325
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK
Contact:

Re: TF CD32 Riser Revision 2 Design Complete

Post by terriblefire » Fri Oct 16, 2020 12:19 pm

arkadiusz.makarenko wrote:
Fri Oct 16, 2020 12:00 pm
terriblefire wrote:
Fri Oct 16, 2020 11:02 am


Unlikely i would say its more likely some weirdness happening when TF330 uses fastmem.
Forgot about that TF330 can introduce those issues.

Is there anyway to detect this? Like by checking PUNT?
There is a PUNT IN from the expansion slot. the CPLD should shut up when it sees this asserted and not decode.

This is why i split PUNT_IN and PUNT_OUT. Its why the Analogic risers dont work well.
———
I get cranky when asked to repeat myself.

User avatar
arkadiusz.makarenko
Trusted Guru
Trusted Guru
Posts: 625
Joined: Wed Jun 19, 2019 7:36 am
Location: Edinburgh

Re: TF CD32 Riser Revision 2 Design Complete

Post by arkadiusz.makarenko » Fri Oct 16, 2020 2:09 pm

terriblefire wrote:
Fri Oct 16, 2020 12:19 pm
arkadiusz.makarenko wrote:
Fri Oct 16, 2020 12:00 pm


Forgot about that TF330 can introduce those issues.

Is there anyway to detect this? Like by checking PUNT?
There is a PUNT IN from the expansion slot. the CPLD should shut up when it sees this asserted and not decode.

This is why i split PUNT_IN and PUNT_OUT. Its why the Analogic risers dont work well.
I will add this, and lets see what will happen. :)
Do not trust people. They are capable of greatness.
~ Stanislaw Lem

terriblefire
Moderator Team
Moderator Team
Posts: 3325
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK
Contact:

Re: TF CD32 Riser Revision 2 Design Complete

Post by terriblefire » Fri Oct 16, 2020 2:29 pm

arkadiusz.makarenko wrote:
Fri Oct 16, 2020 2:09 pm
terriblefire wrote:
Fri Oct 16, 2020 12:19 pm


There is a PUNT IN from the expansion slot. the CPLD should shut up when it sees this asserted and not decode.

This is why i split PUNT_IN and PUNT_OUT. Its why the Analogic risers dont work well.
I will add this, and lets see what will happen. :)
If something like this is not present then any attempt to access 40bfe001 will cause both the ARM and the SDRAM to respond. etc
———
I get cranky when asked to repeat myself.

User avatar
arkadiusz.makarenko
Trusted Guru
Trusted Guru
Posts: 625
Joined: Wed Jun 19, 2019 7:36 am
Location: Edinburgh

Re: TF CD32 Riser Revision 2 Design Complete

Post by arkadiusz.makarenko » Fri Oct 16, 2020 3:41 pm

terriblefire wrote:
Fri Oct 16, 2020 2:29 pm
arkadiusz.makarenko wrote:
Fri Oct 16, 2020 2:09 pm


I will add this, and lets see what will happen. :)
If something like this is not present then any attempt to access 40bfe001 will cause both the ARM and the SDRAM to respond. etc
It did! Thank you. Boots every time now.
I was again barking at wrong tree.
I had to get my head round verilog to combine both states. Still some date/time is not read correctly. I need to do better job in translating values of arm RTC to what Amiga expects (boring, and time consuming staff).

But it is time to slowly start looking at mouse support?
Attachments
20201016_153737.jpg
20201016_153737.jpg (201.28 KiB) Viewed 76 times
Do not trust people. They are capable of greatness.
~ Stanislaw Lem

terriblefire
Moderator Team
Moderator Team
Posts: 3325
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK
Contact:

Re: TF CD32 Riser Revision 2 Design Complete

Post by terriblefire » Fri Oct 16, 2020 3:48 pm

arkadiusz.makarenko wrote:
Fri Oct 16, 2020 3:41 pm
terriblefire wrote:
Fri Oct 16, 2020 2:29 pm


If something like this is not present then any attempt to access 40bfe001 will cause both the ARM and the SDRAM to respond. etc
It did! Thank you. Boots every time now.
I was again barking at wrong tree.
I had to get my head round verilog to combine both states. Still some date/time is not read correctly. I need to do better job in translating values of arm RTC to what Amiga expects (boring, and time consuming staff).

But it is time to slowly start looking at mouse support?
Yeah i would do mouse next because issues will show up fast.
———
I get cranky when asked to repeat myself.

User avatar
arkadiusz.makarenko
Trusted Guru
Trusted Guru
Posts: 625
Joined: Wed Jun 19, 2019 7:36 am
Location: Edinburgh

Re: TF CD32 Riser Revision 2 Design Complete

Post by arkadiusz.makarenko » Fri Oct 16, 2020 4:06 pm

terriblefire wrote:
Fri Oct 16, 2020 3:48 pm
arkadiusz.makarenko wrote:
Fri Oct 16, 2020 3:41 pm


It did! Thank you. Boots every time now.
I was again barking at wrong tree.
I had to get my head round verilog to combine both states. Still some date/time is not read correctly. I need to do better job in translating values of arm RTC to what Amiga expects (boring, and time consuming staff).

But it is time to slowly start looking at mouse support?
Yeah i would do mouse next because issues will show up fast.
Still have some bug in verilog, as I still clash with tf330 somwhere.
Do not trust people. They are capable of greatness.
~ Stanislaw Lem

chucky
Posts: 38
Joined: Sun Jan 13, 2019 8:42 pm

Re: TF CD32 Riser Revision 2 Design Complete

Post by chucky » Fri Oct 16, 2020 4:09 pm

yes that have happend

terriblefire
Moderator Team
Moderator Team
Posts: 3325
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK
Contact:

Re: TF CD32 Riser Revision 2 Design Complete

Post by terriblefire » Fri Oct 16, 2020 4:25 pm

arkadiusz.makarenko wrote:
Fri Oct 16, 2020 4:06 pm
Still have some bug in verilog, as I still clash with tf330 somwhere.
Run the complete memory detection in diagrom to see issues.
———
I get cranky when asked to repeat myself.

Post Reply

Return to “TF330”